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Abstract—We present an experimental continuous-time com
plex delta-sigma multi-bit modulator, implemented in standard
0.25 m CMOS technology and meeting all major requirements
for application in IEEE 802.11a/b/g wireless LAN receivers. The
clock frequency is 320 MHz, producing an oversampling ratio of
16 for 20 MHz channel bandwidths. The modulator supports two
operation modes for zero-IF and low-IF receiver architectures
respectively, requires a single 2.5-V power supply, and dissipates
only 32 mW of power. The measured peak signal-to-noise ratio is
55 dB. Further experimental results using sine-wave and OFDM
test signals are also presented.
Index Terms—Analog-to-digital conversion, sigma-delta modu
lation, wireless LAN.

I. INTRODUCTION

W

IRELESS-LANs based on the IEEE 802.11 standard
achieve high data rates through the use of wide channel
bandwidths and efﬁcient modulation techniques such as CCK
and OFDM (802.11a/b/g standards). The economic drive for
low cost and low power mandates the use of highly integrated
transceivers based on zero-IF (ZIF) or low-IF (LIF) architec
tures. The former are well suited for 802.11b applications since
the CCK modulation allows AC baseband coupling, thus elim
inating any signal-related DC offsets. For 802.11a/g OFDM
applications where baseband AC coupling is very difﬁcult,
LIF receivers at 10 MHz are better suited, especially since the
adjacent channel rejection speciﬁcations are relaxed. Therefore,
in multi-mode 802.11a/b/g applications, it is beneﬁcial to use a
single ADC block to digitize either an I/Q-pair of real signals
for CCK or a single 10-MHz-centered LIF signal for OFDM.
The high dynamic range of 802.11a/g OFDM enforces fun
damental limitations on the minimum power dissipation achiev
able. For example, a substantial power penalty is paid when
using typical Nyquist-rate ADCs preceded by high-order, high
dynamic range fully integrated channel ﬁlters. A better design
for low power would be to employ over-sampled A/D conver
sion preceded by low-order channel ﬁlters [1]. Furthermore, this
approach would yield superior I/Q-balance properties over the
Manuscript received November 6, 2004; revised October 3, 2005.
J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, and J. Barbolla are with
the Dpto. de E. y Electrónica, E.T.S.I. Telecomunicación, Universidad de Val
ladolid, Valladolid, Spain.
P. Kiss and V. Prodanov are with Agere Systems, Allentown, PA 18109 USA.
V. Boccuzzi is with Analog Devices, Somerset, NJ 08873 USA.
M. Banu is with MHI Consulting, LLC, Murray Hill, NJ 07974 USA.
Digital Object Identiﬁer 10.1109/JSSC.2005.862346

channel bandwidth. In order to prove the feasibility of such
an attractive architecture, it is necessary to ﬁrst demonstrate a
ADC meeting the 802.11 requirements.
low-power
Single-bit
ADCs are widely used in low-speed appli
cations, such as audio, where a very high oversampling ratio
(OSR) with respect to the input signal bandwidth is easily at
tainable. In the case of 802.11a/g wireless-LAN receivers where
the channel bandwidth is 20 MHz, a similar frequency-scaled
design would result in gigahertz clock frequencies. This op
erating speed is too fast and not practical for currently avail
able CMOS technology. In addition, the classical
ADCs
are built as discrete-time circuits with switched-capacitor in
tegrators. Discrete-time circuits require operational ampliﬁers
with gain-bandwidth products about 2 to 10 times the clock fre
quency (depending on the closed-loop gain of each particular
integrator) which would lead to high power consumption and
noise.
In order to realize a practical
ADC for 802.11, two
changes are applied with respect to conventional topologies.
First, a multi-bit quantizer is used instead of the widely
popular single-bit design. This achieves a reasonably high
signal-to-noise ratio (SNR) with a low OSR [1]. The alternative
possibility for increased SNR, i.e., employing a high-order loop
ﬁlter, would result in potential stability problems and high sen
sitivity to coefﬁcient variations. The inherent DAC nonlinear
characteristic, which is the main drawback of multi-bit quan
tizers, can be compensated using dynamic element matching
techniques [2], [3]. Second, the loop-ﬁlter of the ADC is
implemented as a continuous-time (CT) circuit. In this way,
the bandwidth and power requirements for this block are mini
mized even at high sampling clock frequencies [4]–[6].
Recently, CT
ADC designs in CMOS have grown in pop
ularity. Their low-power potential for medium/high (10–15 bits)
resolution and narrow bandwidth (1–2 MHz) has been proven by
several successful designs [7]–[10]. Furthermore, recent CT
ADCs have also targeted wideband (10–20 MHz) 10–13-bit res
olution applications [11]–[13]. These are attractive since equiv
alent switched-capacitor implementations pose great challenges
on the circuit design and require power-hungry opamps [14].
The ZIF and LIF receivers perform RF to IF conversion by
generating an in-phase IF component called and a quadrature
IF component called . These components, which are neces
sary to carry the desired channel information and remove the
RF image (image rejection) can be mathematically represented
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Fig. 1. Location of the NTF zeros in the Z-domain for the ZIF and LIF modes.
The signal bandwidth is 20 MHz.

as the real and imaginary parts of a complex IF signal. The dig
itization of this complex IF signal requires a complex ADC,
which in the case of ZIF may be just a pair of two real conven
tional ADCs. However, for LIF the use of two real ADCs would
double the clock frequency and the digitizing bandwidth. This
must be done to capture the IF signal but it wastes power since
it is not necessary to digitize the negative frequencies where
the adjacent channel resides and there is no desired channel
energy. A complex
ADC with a signal band that includes
only the positive frequencies can be designed using two conven
tional
ADCs clocked like in the ZIF case complemented
with proper cross-coupling elements [15]. This topology yields
a complex noise transfer function (NTF) shifted toward the pos
itive frequencies, centered at 10 MHz and having a bandwidth
of 20 MHz. The power dissipation of this complex ADC is not
substantially higher than that of a dual real ADC for ZIF be
cause the cross-coupling elements have a small contribution to
the total power budget.
In this paper, we report the ﬁrst complex, continuous-time
ADC designed for IEEE 802.11a/b/g wireless LANs. The
proposed complex CT
ADC has the lowest power con
sumption (32 mW for complex operation, 15 mW for single
real ADC) and smallest active chip area (0.44 mm ) within the
medium resolution (10 bit) and wide bandwidth (10–20 MHz)
state-of-the art
ADCs [11]–[14]. The low power consump
tion is achieved by choosing a simple second-order 3-bit modu
lator, by employing low-noise and high-linearity Gm-C integra
tors in the loop ﬁlter, and by judicious analog design.
The structure of the modulator and the circuit implementation
are shown in Sections II and III, respectively. Experimental re
sults, using both sine-wave and OFDM inputs, are presented and
discussed in Section IV. Conclusions are summarized in Sec
tion V.
II. COMPLEX

MODULATOR DESIGN

A. Architecture Selection
The design’s peak SNR target was set to 60 dB, to allow 5 dB
margin above the required 55 dB. In order to achieve this SNR
with an OSR of only 16, a second-order, multi-bit
modu
lator with a 3-bit quantizer and zero-optimized NTF [16] was
chosen. We started with a NTF for a discrete-time
modu
lator and mapped it to a CT modulator. In Fig. 1, the location of
the zeros of the discrete-time modulator NTF is shown for both

Fig. 2. (a) Diagram of the second-order, continuous-time, multibit, real
modulator and (b) Timing.

the zero-IF mode (ZIF mode) and low-IF mode (LIF mode). In
both cases, the NTF can be written as
(1)
where
and
are the zeros for the selected mode (ZIF
or LIF).
As mentioned before, the ZIF mode is intended for
direct-conversion receivers, where the signal band is centered
at DC. Therefore, the two NTF zeros are complex conjugate,
and then the modulator can be built with two isolated real
modulators, each having the following NTF:
(2)
In the LIF mode, the NTF shows a frequency shift toward posi
tive frequencies ( 10 MHz). The two zeros are no longer com
plex conjugate, and the resulting NTF has complex coefﬁcients
implemented as a coupling between the and modulators.
The corresponding zero values are

(3)
B. CT Modulator Implementation
The realization of the ZIF/LIF complex modulator began with
the design of a real CT modulator, which would be used in a
pair of two identical blocks for ZIF mode. The block diagram of
this circuit is shown in Fig. 2(a). The coefﬁcients were obtained
by mapping the NTF of the CT modulator to (2). The modiﬁed
Z-transform [17] was used taking into account the timing of the
half-return-to-zero (HRZ) DAC waveform.
The ADC in Fig. 2(a) samples its input on the falling edge of
the clock, but its output signal is not needed in the closed-loop
system until the second half of the clock cycle due to the HRZ
waveform [Fig. 2(b)]. In this way, the ADC has half a cycle to
perform the analog-to-digital conversion. The effect of the ADC
comparator metastability on modulator performance is reduced
[6]. The DAC is turned on and off on each cycle providing a
half-delayed, return-to-zero signal. Modulators using return-to
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Block diagram of a Gm-C implementation of the real modulator.

zero signals exhibit less performance degradation due to turn
on/turn-off transients of the DAC because these transients do not
depend on previous output data [4], [5]. However, they exhibit
higher clock jitter sensitivity.
The coefﬁcients shown in the modulator of Fig. 2(a) realize
the correct NTF but do not provide optimum dynamic range.
Scaling may be applied to adjust the amplitude distribution of
the two integrators to proper values without changing the NTF.
Such scaling was done taking into account the input range of the
transconductors used in the integrators ( 500 mV).
The CT integrators of Fig. 2(a) are implemented as transcon
ductors loaded with capacitors, resulting in the schematic of
Fig. 3. Note that while this schematic shows a single-ended cir
cuit for clarity, the actual modulator was built using fully differ
ential circuits.
As can be seen in Fig. 3, the sampling operation occurs only
at the ADC input, while the loop ﬁlter is a CT circuit providing
implicit aliasing rejection for this type of modulator [6]. The
DAC of Fig. 2(a) is replaced by two current-output DACs, im
plemented as arrays of identical, switched current sources con
trolled by a thermometer-code digital input. Multi-bit modula
tors are sensitive to DAC nonlinearity. In order to reduce this
effect, a scrambler, SCR, is added between the ADC output and
the DAC inputs. This circuit improves the linearity of the DACs
by selecting a different set of DAC elements on each sample,
thus performing dynamic element matching. A data weighted
averaging algorithm (DWA) [2] was chosen for the scrambler
due to its simplicity and because system level simulations show
that this algorithm is good enough to remove the effects of DAC
element mismatches as high as 2% or even more. Quadrature
DEM algorithms have been proposed in order to improve the
image rejection of complex
ADCs [18], [19]. However,
these algorithms cannot correct the mismatch between and
channels of the entire complex modulator. In this case, such mis
matches can be as high as those of the DAC elements. In our de
sign, a simpler, independent scrambler is used for each real mod
ulator and image rejection accuracy is obtained through proper
layout techniques. The layout of the elements in the and
channels, including the DAC elements, the capacitor units, the
transconductors, and the resistors of the ADCs, were interlaced
and laid out following a common-centroid topology.
Two real modulators can be combined into a single complex
modulator as can be seen in Fig. 4. Without the cross-coupling

Fig. 4.

Complex modulator schematic.

transconductors, each real modulator works independently and
the resulting NTF of the complex modulator is centered around
DC [Fig. 5(a), ZIF mode]. If transconductors
and
are enabled, a 10 MHz frequency shift is obtained [Fig. 5(b),
LIF mode] . Therefore, by enabling the coupling transconduc
tors we can change from a modulator for zero-IF receivers (ZIF
mode) to a modulator for low-IF receivers (LIF mode). The op
timum modulator mode can be selected dynamically in a multi
mode receiver based on this ADC.
C. Impact of Nonideal Effects on Performance
The modulator architecture was veriﬁed using a behav
ioral-level simulator, including nonideal effects such as
nonlinear transconductors, integrators with ﬁnite DC gain and
a nondominant pole, mismatches, thermal noise, and clock
jitter. Some of these nonideal effects have been included in
the simulated spectra of Fig. 5. The modulator showed low
sensitivity to process variation, allowing for higher than 20%
relative variations in the main modulator elements, namely,
transconductors, capacitors, and DACs. The assumed relative
mismatch was estimated at 1%, resulting in no signiﬁcant SNR
loss when the scramblers are active, and in an approximately
35 dB image rejection. Experimental results show that this
mismatch estimation was pessimistic (see Section IV).
CT modulators are known to be sensitive to clock jitter be
cause the inaccuracies of the clock signal are translated into a
charge error at the output of the DACs [6]. If the clock jitter is
the only source of noise present, and if only the jitter of the ﬁrst
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TABLE I
NOMINAL TRANSCONDUCTANCE AND CAPACITOR SIZES

A. Gm-C Integrators
The integrators were built using transconductors and capac
itors (Gm-C). This approach had the advantage of a simpler
circuit structure and lower power consumption than other ap
proaches, such as those based on operational ampliﬁers. In this
case, the speciﬁcations for resolution and linearity are not overly
demanding and allow the use of the Gm-C approach.
The nominal transconductor and capacitor values are listed
in Table I. The size of
and
were deter
mined taking into account the contribution of thermal noise to
the total ADC noise, and by making this noise nondominant
(about 6 dB below quantization noise) to avoid the degrada
tion of the effective resolution of the converter. If the thermal
noise is made much lower than the quantization noise, there will
be a noticeable increase in power consumption. Therefore, there
is a trade-off between resolution and power consumption. In this
case, the resolution penalty due to thermal noise is about 1 dB.
was obtained from the frequency of the optimized zero
of the NTF,
[16]
(5)
Fig. 5. Simulated spectra for (a) ZIF mode. (b) LIF mode. Simulations were
done using a behavioral ADC model including ﬁnite DC gain, an integrator
nondominant pole, and thermal noise. Clock jitter is not included in order to
keep the NTF notches clearly visible. A 4.3 MHz complex test tone has been
applied to the inputs.

and
and
were obtained from the frequency shift of
the complex modulator
MHz

DAC is considered (the following DAC noise is shaped and can
be neglected), the expected SNR for the modulator of Fig. 2 is

The transconductor schematics are shown in Fig. 6. Note that
has a different, simpler, structure than the other circuit
due to its small transconductance [Fig. 6(b)]. The structure
of Fig. 6(a) was described in [20]. It is a low-noise, highly
linear transconductor whose normalized transconductance is
shown in Fig. 7. In the 0.5 to 0.5 voltage range, the ripples
of the transconductance are only about 1%, providing a low
distortion for the modulator. This is particularly signiﬁcant for
the input transconductors, because their distortion is unshaped
by the loop ﬁlter. Transconductor
is implemented using
MOSFETs operating in triode region. This transconductor also
exhibits good linearity, although it is not highly power-efﬁcient
(lower transconductance than the transconductors of Fig. 6(a)
for the same current consumption). However, the use of these
transconductors does not have a noticeable impact on the total
power consumption due to their small value.
Capacitors were implemented as inversion MOS capaci
tors. These are, in fact, N-channel MOSFET transistors with
grounded source and drain terminals, and therefore neither
special cells nor special technology options are required. In

(4)

where
is the standard deviation of the clock period (jitter)
and the nominal clock period (3.125 ns). Therefore, a clock
signal with a jitter level better than 4 ps is required
% in order to avoid a signiﬁcant performance degradation.
III. CIRCUIT IMPLEMENTATION
The modulator was implemented in a standard 0.25 m
4-metal layer CMOS technology using only core transistors. It
operates with a supply voltage of 2.5 V and at a clock frequency
of 320 MHz. The input signals are differential with a full-scale
range of 500 mV peak ( 9 dBVrms). The functional blocks
of the modulator are described next.

(6)
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Schematic of transconductors: (a) ��
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� �� � and
curve is shown in the inset.
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transconductance
for
transconductors
. A zoom of the upper part of the

��

addition, the high capacitance density of MOS capacitors
reduces the chip area. The corresponding capacitance-voltage
curve is included in Fig. 8(a) along with the output voltage
ranges of the two integrators. As can be seen, the variation of
the capacitance for the intended ranges is quite small, about
0.1%. This distortion introduced by the nonlinear capacitance
is masked by the distortion of the transconductors. In Fig. 8(b),
the equivalent circuit of the capacitor is shown. The series
resistance of the capacitor,
, depends on the common-mode
voltage at the output of the integrator. Its value is
(7)
where
output,
and
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is the common-mode voltage at the integrator
is the threshold voltage for N-channel devices, and
are the width and length of the capacitor’s gate. This

Fig. 8. MOS capacitors. (a) Capacitance versus voltage. The normalized
capacitance variation along with the output voltage range of the two integrators
is shown in the inset. (b) Equivalent model of the MOS capacitor.

resistance introduces a zero in the transfer function of integra
tors and it can change the NTF of the modulator signiﬁcantly.
In order to reduce this effect, the capacitors have to be split into
small sections connected in parallel. In this way, the total series
resistance is divided by the number of sections (if the capacitor
aspect-ratio is kept constant).
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Fig. 9. Schematic of the differential-input 3-bit ﬂash ADC.

B. Flash ADC
The ﬂash ADC schematic is shown in Fig. 9. It consists of a
differential input buffer, a voltage shifter based on two resistor
strings, and seven regenerative comparators and latches. The re
sistor strings are biased by a constant current providing a 70-mV
voltage drop between consecutive taps. The value of resistors,
90 , was chosen to give fast settling during the ADC’s track
phase.
The comparator schematic is shown in Fig. 10(a). It con
sists of a pair of input switches, a full-swing latch and two
C MOS dynamic latches. The corresponding timing is shown in
Fig. 10(b). The comparator can operate in two different phases:
when CLK is high, the input switches are on and internal nodes
track the input voltage. Then, when CLK changes to low, the
input switches turn off, sampling the input voltage, and the latch
is connected to power busses. A strong positive feedback leads
it to regeneration. Thus, the initial voltage difference increases
exponentially until it reaches the power supply values. During
the next track phase, the previous output data is held in the
output latch. This latch uses a delayed clock signal to avoid dis
turbing regeneration at its beginning and thus reduces the ef
fect of kick-back noise. The time-constant of the comparator is
about 50 ps, and the corresponding metastability probability is
one cycle every
cycles. The estimated offset is 8 mV.
C. Current-Mode DACS
Current-output DACs (Fig. 11) were built using eight iden
tical current cells controlled by a thermometer-code input.
Each cell is a cascode current source followed by three current-steering switches. Switches controlled by esn and esp

Fig. 10.

(a) Schematic of comparators and latches. (b) Timing diagram.

steer the current toward the positive or negative output bus
depending on the input data (these signals are generated by
the digital logic discussed in the following subsection). These
switches can only be on during half of the clock period (HRZ
DAC) as can be seen in Fig. 11. When esp and esn are both
off, the third switch, whose gate is connected to a constant
reference voltage,
, remains on, avoiding transients on the
current source devices that are always working in saturation.
This results in some power consumption penalty. However, this
extra power consumption was estimated at only about 10% of
the total modulator power consumption. In this off state, four
cells are connected to the positive output node and four cells to
the negative output one, resulting in a zero differential output
current.
Since the DACs are built using only N-channel devices, they
can only sink current and this has to be compensated by a proper
constant current biasing implemented with P-channel devices
(not shown).
The mismatch between current cells was minimized using
a common-centroid layout for DACs. Also, and
channel
DAC cells are interlaced to improve image rejection. The effect
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Fig. 11.

Fig. 13.

Photograph of the test chip bonded to a PCB.

Fig. 14.

Experimental setup for measurements.
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Schematic of current-output DACs and related signal timing.

by the value of the modulator output on each sample. In this way,
the nonlinearity of DACs is translated into a ﬁrst-order shaped
noise ﬂoor owing to the element scrambling. The HRZ logic
generates the signals to drive the DAC inputs.
IV. EXPERIMENTAL RESULTS

Fig. 12.

Block diagram of the digital logic of a real modulator.

of these mismatches is further reduced by the DWA algorithm
whose implementation is presented in the next subsection.
D. Digital Logic
Certain parts of the modulator are implemented in the dig
ital domain. The digital logic diagram is shown in Fig. 12. It
includes a thermometer-to-binary-code converter, an 8-bit com
binatorial rotator and the associated DWA logic, and the HRZ
logic. The DWA algorithm is based on the rotation of the ther
mometer-code output with a rotation index that is incremented

The converter was fabricated and a test chip was bonded to a
PCB using a room-temperature conductive glue; the chip pho
tograph is shown in Fig. 13. The chip area is 1480 880 m
including pads. Without pads, the active area is reduced by 2/3.
The chip was powered by three separate power supplies, all op
erating at 2.5 V. A power supply was provided for analog cir
cuitry, another power supply was used for digital circuitry, and
the third power supply was used only for output pin drivers. The
power consumption, not including pin drivers, was 30.4 mW for
the modulator operating in the ZIF mode and 32 mW for LIF
mode. This small difference is due to the coupling transcon
ductors (Fig. 4) that are disabled in the ZIF mode. The power
consumption of the digital blocks was 12 mW in both modes,
and the power consumption of the pin drivers was about 10 mW.
This latter ﬁgure is highly dependent on the load capacitance.
The experimental setup for measurements is shown in
Fig. 14. The input is a complex differential signal obtained
either from a direct digital synthesizer (DDS) or from a pro
grammable vector signal generator, capable of generating
OFDM signals. The clock signal is obtained from a 320-MHz
sine-wave RF generator. The output bits are acquired by a
high-speed logic analyzer and then transferred to a computer
for further processing.
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�

Fig. 15. Time-domain output for a complex,
3.125-MHz full-scale
sine-wave input. (The waveforms are shifted on the Y-axis for the sake of
clarity).

(a)

A. Sine-Wave Based Measurements
A set of measurements were performed using complex sinewave input signals. These signals were obtained from an Analog
Devices AD9854 DDS evaluation board. To allow for image-re
jection measurements, the input signal to the modulator had to
be a complex sine-wave with accurate quadrature. The DDS
output already provides high phase accuracy, but some calibra
tion was needed in order to cancel the gain imbalance of and
outputs. After calibration, the output presents only a positive
frequency, with more than 60 dB of image frequency attenua
tion, 13 dB higher than the measured image rejection of the test
chip.
In Fig. 15, an example of the output waveforms is shown. The
output sine-wave is distorted by quantization noise, and param
eter extraction is difﬁcult. Therefore, the output signal is trans
lated into the frequency domain using FFT.
When the cross-coupling transconductors (Fig. 4) are
disconnected (ZIF mode), the modulator can be viewed as
two independent real, single-input modulators. The corre
sponding output for these modulators is shown in Fig. 16(a)
for a 3.125-MHz 13-dBV single-tone input. When the two
modulators are considered as a complex modulator, the corre
sponding output includes both positive and negative frequencies
[Fig. 16(b)]. The noise ﬂoor shape follows the designed NTF
where the two zeros are still visible, although they are ﬁlled
with noise due to several nonideal effects including ﬁnite
integrator gain, thermal noise and clock jitter. In addition to
the input test tone, several other tones are present at the output.
The observed DC level corresponds to about 10 mV. The image
frequency (IM) at 3.125 MHz is 47.2 dB lower than the input
signal. This high image rejection is achieved mainly due to the
proper layout of the circuit and it is high enough to operate
the receiver without any ADC calibration. Several harmonics
can also be observed in the output spectrum, but their am
plitudes are small. They are mainly originated by the input
transconductor, according to simulations using its nonlinear
transfer characteristic. The total harmonic distortion (THD) for
13 dBV input is 58 dBc. The measured SNR for this input

(b)

(c)
Fig. 16. Output spectra for (a) single real modulator, (b) complex ZIF-mode
modulator (detail), and (c) SNR and SNDR plots as a function of the input
amplitude.

amplitude is 51.8 dB. In Fig. 16(c) the SNR and SNDR of the
complex modulator in ZIF mode are plotted as a function of
the input amplitude. A peak SNR and SNDR of 55.5 dB and
53.9 dB, respectively, are obtained for an input amplitude of
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(a)
Fig. 18.

Intermodulation test. Output spectrum for a two-tone input.

intermodulation products are barely visible, giving a spuriousfree dynamic range of more than 60 dB.
The measured SNR and SNDR are less than 1 dB below the
results obtained from a transistor-level simulation using the ex
tracted circuit from the chip layout. These simulations did not
include thermal noise. Therefore, thermal noise level is not re
sponsible for performance degradation. The observed SNR de
crease with respect to that of an ideal modulator can be attributed
to the combined effect of several nonidealities such as ﬁnite DC
gain in integrators, excess loop delay and clock jitter.
B. Clock Jitter Measurements
(b)
Fig. 17. (a) Output spectrum for complex, LIF mode, modulator (detail), and
(b) SNR and SNDR plots as a function of the input amplitude.

9 dBV. The effect of distortion is small and only noticeable
at high input amplitudes.
By enabling the cross-coupling transconductors, the NTF of
the modulator is shifted 10 MHz (LIF mode). The output spec
trum for an input amplitude of 13 dBV is shown in Fig. 17(a).
In this plot, the ﬁrst NTF minimum is not obvious because of
the noise around the input tone, but it is visible for lower input
amplitudes. Also, the frequency shift is not exactly 10 MHz due
to the inaccurate coupling between the real and imaginary chan
nels of the modulator, but the impact on the ADC performance
is not noticeable. The DC component corresponds to 8 mV. The
image rejection is the same as for the ZIF mode’s 47.2 dB,
showing better channel matching than that assumed in simula
tions. For this amplitude, the THD is 58.3 dBc and the SNR
is 51.1 dB. In Fig. 17(b), the SNR and SNDR of the modulator
operating in LIF mode is plotted as a function of the input am
plitude. The peak values for SNR and SNDR are 54.5 dB and
53.5 dB, respectively, for 9-dBV input amplitude.
The effect of distortion can also be checked using a two-tone
test. In Fig. 18 the output spectrum for a two tone input is shown.
The input amplitude of each tone was half of that corresponding
to the peak SNR value from Fig. 17(b) (i.e., 15 dBV). The

The observed SNR depends on the clock input amplitude.
The clock signal was a sine-wave obtained from an RF gener
ator. This sine-wave is ampliﬁed by the input CMOS inverter
resulting in an internal clock that is an almost trapezoidal wave
form with sharp edges. The input clock has a ﬁnite slew-rate,
which is proportional to its amplitude. If noise is present at the
clock input, it is translated into internal clock jitter that can de
grade the SNR.
The jitter generated by noise at the clock input is
(8)
where
is the equivalent input voltage noise (rms) and is
the clock signal amplitude. By combining this (8) with (4), and
including an additional, uncorrelated, constant source of noise,
, which accounts for quantization noise and all other sources
of noise, the following relationship is obtained:
(9)
In Fig. 19, the measured SNR for a single tone input of 13 dBV
is plotted as a function of the clock amplitude together with a
curve ﬁt to (9). The agreement with experimental data is excel
lent. This ﬁt gives a value for
of about 6 mV rms, which
suggests that the equivalent input noise of the clock is domi
nated by power supply noise rather than thermal noise. In order
to reduce the effect of clock jitter the ﬁnal clock signal used for
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Fig. 19. SNR as a function of the clock amplitude (squares). The clock signal is
a sine-wave. Test tone amplitude was 13 dBV. A curve ﬁt to Eq. (9) is included
as a solid line.

0

(a)

(b)
Fig. 21. (a) Output spectrum for LIF mode. The input signal is a real OFDM
signal modulated at 10 MHz and with 37 dBV amplitude. (b) EVM as a
function of the input amplitude for LIF mode.

0

(a)

C. OFDM Based Measurements

(b)
Fig. 20. (a) Output OFDM spectrum for ZIF mode. (b) Its corresponding
constellation.

all measurements was an ampliﬁed and clipped sine-wave with
sharp edges, giving an estimate for jitter of
ps
(
% rms).

A set of measurements were carried out using modulated
OFDM signals in order to test the performance of the modu
lator for the intended application. In Fig. 20(a), the spectrum of
a converted baseband OFDM signal is shown with the modulator
working in ZIF mode. After demodulating the converted signal,
the corresponding constellation of Fig. 20(b) is obtained. The
error vector magnitude (EVM) for all subcarriers is about 1%
rms, well below the maximum 5.6% required for an error-free
reception [21].
Similar measurements were done for the LIF mode. In this
case, the OFDM signal was modulated with a center frequency
of 10 MHz. The signal generator available provided a single
RF output, which was connected to the -channel input of the
ADC, while the -channel input was grounded. This experi
mental setup reduced the peak SNR by 3 dB with respect to
an ADC with a complex input. Moreover, the negative frequen
cies are also present at the input reducing further the available
dynamic range for the desired signal band. The measured spec
trum is shown in Fig. 21(a). The image band has to be rejected by
digital ﬁltering using a complex decimator/ﬁlter. Alternatively,
a 10 MHz frequency shift (mixing) may be performed prior
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MODULATOR PERFORMANCE

Fig. 22. Maximum allowed out-of-band blocker amplitude, relative to signal,
for different frequencies and for LIF mode. Input amplitude: 19 dBV.

0

to ﬁltering, and then, a conventional decimator/ﬁlter would suf
ﬁce. By computing the corresponding constellation for different
input amplitudes, and extracting the EVM, the plot of Fig. 21(b)
was obtained. The minimum EVM value is about 1.3% for an
input amplitude of 19 dBV.
Finally, an out-of-band, sine-wave interferer (blocker) was
added to the 10 MHz-modulated OFDM signal. The amplitude
of this blocker was adjusted to obtain an EVM of 3%. The
maximum blocker amplitude relative to the signal amplitude is
plotted for several frequencies in Fig. 22. For frequencies far
away from the signal band, maximum amplitudes higher than
13 dB are allowed. This graph, together with the interference
mask speciﬁcations [21], can be used to determine the required
ﬁlter that must precede the
modulator.
CT modulators also exhibit implicit anti-alias ﬁltering [6].
The measured alias frequency rejection was about 49 dB for
ZIF mode and 47 dB for LIF mode. These values were found
to be almost constant throughout the whole alias band (310 to
330 MHz for ZIF mode, and 300 to 340 MHz for LIF mode).
V. CONCLUSION
A complex multi-bit continuous-time delta-sigma modulator
intended for IEEE 802.11a/b/g wireless LAN receivers was
designed, fabricated and evaluated. This modulator runs at
320 MHz with an oversampling ratio of 16 for an input signal
bandwidth of 20 MHz. It was designed in 0.25- m standard
CMOS technology using a 2.5-V power supply. It achieves
approximately 55 dB of peak signal to noise ratio for complex
signals. The modulator can operate on two modes: ZIF and LIF.
In the ZIF mode it acts as two independent real (single input)
modulators and it exhibits a NTF that is symmetrical around
DC. In the LIF mode, the two real modulators are cross-coupled
and the resulting NTF is shifted 10 MHz, making it adequate
for the optimal digitization of signals from low-IF radio re
ceivers. The performance of the complex modulator was tested
experimentally using both sine-wave signals and modulated
OFDM signals, proving that it meets the requirements for the
intended application. The achievable SNR, together with the

low distortion, high image frequency rejection, moderate power
consumption and relaxed pre-ﬁltering requirements makes
this architecture a promising option for high-performance and
low-cost, multi-mode, wireless-LAN receivers. The measured
modulator performance is summarized in Table II.
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